Compression-free Checksum-based Fault-Detection Schemes for Pipelined Processors

Konferenz: ARCS 2007 - 20th International Conference on Architecture of Computing Systems 2007
15.03.2007 in Zurich, Switzerland

Tagungsband: ARCS 2007

Seiten: 6Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Fechner, Bernhard; Keller, Jörg (FernUniversität in Hagen, Fakultät für Mathematik und Informatik, 58084 Hagen, Germany)

Inhalt:
We propose a fault-detection scheme for pipelined, multithreaded processors. The scheme is based on checksums and improves on previous schemes in terms of fault coverage and detection latency by not using compression but storing complete checksums from several pipeline stages. We validate the scheme experimentally and derive checksum polynomials that lead to perfect fault coverage.