Characterization and analysis of an innovative gate driver and power supplies architecture for HF power devices in harsh environment
Konferenz: CIPS 2016 - 9th International Conference on Integrated Power Electronics Systems
08.03.2016 - 10.03.2016 in Nürnberg, Deutschland
Tagungsband: CIPS 2016
Seiten: 6Sprache: EnglischTyp: PDF
Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt
Autoren:
Nguyen, Van-Sang; Kerachev, Lyubomir; Lefranc, Pierre; Crebier, Jean-Christophe (Université Grenoble Alpes, G2ELab, 38000 Grenoble, France & CNRS, G2ELab, 38000 Grenoble, France)
Inhalt:
This paper presents a specific architecture for low side/high side gate driver implementation for medium voltage very high switching frequencies power devices. EMI optimization is managed by minimizing the parasitic capacitance propagation paths between power and control sides by a specific circuit design. Moreover, to reduce the parasitic inductances and minimize the antenna phenomenon, the paper analysis which parts of the drivers’ circuitry must be brought as close as possible to the power parts where the ambient temperature become critical, in automotive and aeronautic applications for instance. Simulations and experiments validate the advantages of the proposed architecture on the conducted EMI problem.