Design Methodology of a Voltage Multiplier for Full Passive Long Range UHF RFID
Konferenz: RFID SysTech 2007 - 3rd European Workshop on RFID Systems and Technologies
12.06.2007 - 13.06.2007 in Duisburg, Germany
Tagungsband: RFID SysTech 2007
Seiten: 4Sprache: EnglischTyp: PDF
Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt
Autoren:
Vaz, Alexander; Ubarretxena, Aritz; Pardo, Daniel; Sancho, Iñaki; Berenguer, Roc (NN)
Inhalt:
The main challenge in a full passive long range RFID tag is operating at high reading distances. The current work shows the main constraints that a RFID system presents. Two of these constraints depend on the Voltage Multiplier. So its critical design makes the Voltage Multiplier methodology presented in this paper very attractive in order to obtain the maximum communication range.