Error Detection Codes for Arbitrary Errors Modeled by Error Graphs
Conference: ARCS 2015 - 28th International Conference on Architecture of Computing Systems
03/24/2015 - 03/27/2015 at Porto, Portugal
Proceedings: ARCS 2015
Pages: 8Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Niess, Guenther; Goessel, Michael (University of Potsdam, Germany)
Kern, Thomas (Infineon Technologies AG, Germany)
Abstract:
In this paper arbitrary combinational errors are modeled by an error graph. The vertices of the error graph are n-tuples with q-ary components, and two vertices v and v' are connected by an edge from v to v' if the n-tuple v is changed by an combinational error into v'. If the error occurs with a known probability or frequency this can be modeled by weighted edges of the error graph. It is shown how an optimal error detecting code with m = 1 check bits and k = n – m data bits can be determined from the error graph. For a small number of n an optimal solution can be computed. For larger numbers of n an efficient heuristic is proposed. As an example retention errors of multi-level NAND flash memory cells are modeled and the heuristic is used to determine efficient error detection codes. The new codes are compared with error detection codes for unidirectional errors with a limited magnitude by experimental results.