Rapid Prototyping of an Automated Test Harness for Forward Error Correcting Codes
Conference: European Wireless 2005 - 11th European Wireless Conference 2005 - Next Generation wireless and Mobile Communications and Services
04/10/2006 - 04/13/2005 at Nicosia, Cyprus
Proceedings: European Wireless 2005
Pages: 5Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Brown, Edward (ISLI, Alba Campus, Livingston, EH54 7EG, UK)
Irvine, James (Dept. of EEE, University of Strathclyde, Glasgow G1 1XW, UK)
Wilkie, Bill (Xilinx Inc., 2100 Logic Drive, San Jose CA 92121, USA)
Abstract:
This paper presents a design flow for the rapid prototyping of forward error correction (FEC) systems in the Xilinx System Generator tool. In this instance two FEC systems were tested, both Turbo codecs. One was designed to comply with the UMTS standard, the other was designed to comply with the cdma2000 standard. The target hardware for this system is a Field Programmable Gate Array (FPGA). The System Generator tool and the cdma2000 Turbo code standard are discussed. A description of the implemented test harness is given along with simulation results and a comparison of simulation times for both hardware and software implementations of the system. Results presented show performance differences between UMTS and cdma2000 codecs. It is also shown how fast termination affects decoder performance.