Heterogeneous 3D Integration for Smart Systems
Conference: Mikrosystemtechnik 2013 - Von Bauelementen zu Systemen
10/14/2013 - 10/16/2013 at Aachen, Deutschland
Proceedings: Mikrosystemtechnik 2013
Pages: 4Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Wolf, Juergen; Lang, Klaus-Dieter (Fraunhofer IZM, ASSID Berlin, Dresden, Germany)
Abstract:
According to the increasing application driven demands on functionality, performance, miniaturization and reliability for microelectronic systems, System in Packages (SiP) using 3D integration are key elements for advanced microelectronic packaging. Key elements for 3D wafer level SiPs are the formation of Through Silicon Vias (TSVs) and their process integration into active devices as well as silicon interposer as a key enabler for 3D Systems.